IEEE 1804-2017
$32.50
IEEE Standard for Fault Accounting and Coverage Reporting(FACR) for Digital Modules
Published By | Publication Date | Number of Pages |
IEEE | 2017 | 29 |
New IEEE Standard – Active. The standard formalizes aspects of fault models as they are relevant to the generation of test patterns for digital circuits. Its scope includes (i) fault counting, (ii) fault classification, and (iii) fault coverage reporting across different ATPG (automatic test pattern generation) tools, for the single stuck-at fault model. With this standard, it shall be incumbent on all ATPG tools (which comply with this standard) to report fault coverage in a uniform way. This will facilitate the generation of a uniform coverage (and hence a uniform test quality) metric for large chips (including systems-on-chips ā SOCs) with different cores and modules, for which test patterns have been independently generated.
PDF Catalog
PDF Pages | PDF Title |
---|---|
1 | IEEE Std 1804ā¢-2017 Front cover |
2 | Title page |
4 | Important Notices and Disclaimers Concerning IEEE Standards Documents |
7 | Participants |
8 | Introduction |
9 | Contents |
10 | 1.āOverview 1.1āScope 1.2āPurpose |
11 | 1.3āOrganization of this document 2.āDefinitions, acronyms, and abbreviations 2.1āDefinitions |
13 | 2.2āAcronyms and abbreviations 3.āFault classification and test coverage reporting 3.1āTaxonomy |
15 | 3.2āClassification mnemonics 3.3āMetrics |
16 | 3.4āIllustrations of standard fault classification |
19 | 4.āFault modeling 4.1āStandard Verilog primitives 4.2āUser-defined primitives (UDPs) |
20 | 4.3āMemory models |
23 | 4.4āFlip-flops and latches |
25 | 4.5āAbstract models (including black-box models) 4.6āFault accounting for IP blocks containing analog components |
26 | 5.āFault accounting methods and rules 5.1āFault accounting rules 5.2āApplication of fault accounting standardācommon cases |
27 | 6.āSummary |
28 | AnnexĀ A (informative) Bibliography |
29 | Back cover |