šŸ”„šŸ”„ Donā€™t Miss Out on Our End of Autumn Sale. If you have any questions, feel free to click the bottom right corner to contact our customer service..

Concat us[email protected]
Shopping Cart

No products in the cart.

šŸ”
BS IEC 61691-1-1:2011

BS IEC 61691-1-1:2011

$215.11

Behavioural languages – VHDL Language reference manual

Published By Publication Date Number of Pages
BSI 2011 648
PDF Format Searchable Printable Preview Now
Guaranteed Safe Checkout
Categories: ,

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. Weā€™re here to assist you 24/7.
Email:[email protected]

This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164TM-1993 [B16],1 IEEE Std 1076.2TM-1996 [B11], and IEEE Std 1076.3TM-1997 [B12]; and general language enhancements in the areas of design and verification of electronic systems.

PDF Catalog

PDF Pages PDF Title
4 CONTENTS
10 FOREWORD
14 IEEE Standard VHDL Language Reference Manual
18 1. Overview of this standard
1.1 Scope
1.2 Purpose
19 1.3 Structure and terminology of this standard
22 2. Normative references
24 3. Design entities and configurations
3.1 General
3.2 Entity declarations
27 3.3 Architecture bodies
30 3.4 Configuration declarations
36 4. Subprograms and packages
4.1 General
4.2 Subprogram declarations
40 4.3 Subprogram bodies
43 4.4 Subprogram instantiation declarations
4.5 Subprogram overloading
46 4.6 Resolution functions
47 4.7 Package declarations
48 4.8 Package bodies
50 4.9 Package instantiation declarations
51 4.10 Conformance rules
52 5. Types
5.1 General
53 5.2 Scalar types
61 5.3 Composite types
70 5.4 Access types
72 5.5 File types
75 5.6 Protected types
78 5.7 String representations
80 6. Declarations
6.1 General
81 6.2 Type declarations
6.3 Subtype declarations
83 6.4 Objects
90 6.5 Interface declarations
106 6.6 Alias declarations
109 6.7 Attribute declarations
110 6.8 Component declarations
6.9 Group template declarations
6.10 Group declarations
111 6.11 PSL clock declarations
112 7. Specifications
7.1 General
7.2 Attribute specification
115 7.3 Configuration specification
120 7.4 Disconnection specification
124 8. Names
8.1 General
125 8.2 Simple names
8.3 Selected names
128 8.4 Indexed names
129 8.5 Slice names
8.6 Attribute names
130 8.7 External names
134 9. Expressions
9.1 General
135 9.2 Operators
148 9.3 Operands
156 9.4 Static expressions
159 9.5 Universal expressions
162 10. Sequential statements
10.1 General
10.2 Wait statement
164 10.3 Assertion statement
165 10.4 Report statement
166 10.5 Signal assignment statement
177 10.6 Variable assignment statement
180 10.7 Procedure call statement
181 10.8 If statement
10.9 Case statement
183 10.10 Loop statement
184 10.11 Next statement
10.12 Exit statement
185 10.13 Return statement
10.14 Null statement
186 11. Concurrent statements
11.1 General
11.2 Block statement
187 11.3 Process statement
189 11.4 Concurrent procedure call statements
190 11.5 Concurrent assertion statements
191 11.6 Concurrent signal assignment statements
193 11.7 Component instantiation statements
199 11.8 Generate statements
202 12. Scope and visibility
12.1 Declarative region
12.2 Scope of declarations
204 12.3 Visibility
208 12.4 Use clauses
209 12.5 The context of overload resolution
212 13. Design units and their analysis
13.1 Design units
13.2 Design libraries
214 13.3 Context declarations
13.4 Context clauses
215 13.5 Order of analysis
216 14. Elaboration and execution
14.1 General
14.2 Elaboration of a design hierarchy
219 14.3 Elaboration of a block, package, or subprogram header
222 14.4 Elaboration of a declarative part
227 14.5 Elaboration of a statement part
230 14.6 Dynamic elaboration
231 14.7 Execution of a model
242 15. Lexical elements
15.1 General
15.2 Character set
244 15.3 Lexical elements, separators, and delimiters
246 15.4 Identifiers
247 15.5 Abstract literals
248 15.6 Character literals
15.7 String literals
249 15.8 Bit string literals
251 15.9 Comments
252 15.10 Reserved words
254 15.11 Tool directives
256 16. Predefined language environment
16.1 General
16.2 Predefined attributes
271 16.3 Package STANDARD
285 16.4 Package TEXTIO
291 16.5 Standard environment package
292 16.6 Standard mathematical packages
293 16.7 Standard multivalue logic package
294 16.8 Standard synthesis packages
300 16.9 Standard synthesis context declarations
16.10 Fixed-point package
301 16.11 Floating-point package
302 17. VHDL Procedural Interface overview
17.1 General
17.2 Organization of the interface
303 17.3 Capability sets
305 17.4 Handles
308 18. VHPI access functions
18.1 General
18.2 Information access functions
310 18.3 Property access functions
311 18.4 Access by name function
312 19. VHPI information model
19.1 General
19.2 Formal notation
313 19.3 Class inheritance hierarchy
314 19.4 Name properties
327 19.5 The stdUninstantiated package
330 19.6 The stdHierarchy package
337 19.7 The stdTypes package
339 19.8 The stdExpr package
342 19.9 The stdSpec package
344 19.10 The stdSubprograms package
346 19.11 The stdStmts package
352 19.12 The stdConnectivity package
357 19.13 The stdCallbacks package
19.14 The stdEngine package
358 19.15 The stdForeign package
19.16 The stdMeta package
360 19.17 The stdTool package
361 19.18 Application contexts
362 20. VHPI tool execution
20.1 General
20.2 Registration phase
368 20.3 Analysis phase
20.4 Elaboration phase
370 20.5 Initialization phase
20.6 Simulation phase
20.7 Save phase
371 20.8 Restart phase
20.9 Reset phase
372 20.10 Termination phase
374 21. VHPI callbacks
21.1 General
21.2 Callback functions
376 21.3 Callback reasons
388 22. VHPI value access and update
22.1 General
22.2 Value structures and types
391 22.3 Reading object values
392 22.4 Formatting values
394 22.5 Updating object values
398 22.6 Scheduling transactions on drivers
402 23. VHPI function reference
23.1 General
23.2 vhpi_assert
403 23.3 vhpi_check_error
405 23.4 vhpi_compare_handles
406 23.5 vhpi_control
407 23.6 vhpi_create
409 23.7 vhpi_disable_cb
410 23.8 vhpi_enable_cb
411 23.9 vhpi_format_value
413 23.10 vhpi_get
23.11 vhpi_get_cb_info
414 23.12 vhpi_get_data
416 23.13 vhpi_get_foreignf_info
417 23.14 vhpi_get_next_time
418 23.15 vhpi_get_phys
419 23.16 vhpi_get_real
23.17 vhpi_get_str
420 23.18 vhpi_get_time
421 23.19 vhpi_get_value
422 23.20 vhpi_handle
423 23.21 vhpi_handle_by_index
425 23.22 vhpi_handle_by_name
427 23.23 vhpi_is_printable
428 23.24 vhpi_iterator
429 23.25 vhpi_printf
430 23.26 vhpi_protected_call
432 23.27 vhpi_put_data
434 23.28 vhpi_put_value
435 23.29 vhpi_register_cb
437 23.30 vhpi_register_foreignf
438 23.31 vhpi_release_handle
439 23.32 vhpi_remove_cb
440 23.33 vhpi_scan
23.34 vhpi_schedule_transaction
444 23.35 vhpi_vprintf
446 24. Standard tool directives
24.1 Protect tool directives
464 Annex A(informative)
Description of accompanying files
468 Annex B (normative) VHPI header file
494 Annex C (informative) Syntax summary
518 Annex D (informative) Potentially nonportable constructs
520 Annex E (informative) Changes from IEEE Std 1076-2002
528 Annex F (informative) Features under consideration for removal
530 Annex G (informative) Guide to use of standard packages
568 Annex H (informative) Guide to use of protect directives
574 Annex I (informative) Glossary
602 Annex J (informative) Bibliography
606 Index

Related products

BS IEC 61691-1-1:2011
$215.11