Shopping Cart

No products in the cart.

IEC 62142:2005

$74.75

Verilog (R) register transfer level synthesis

Published By Publication Date Number of Pages
IEC 2005-06-27 116
Guaranteed Safe Checkout
Categories: ,

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. We’re here to assist you 24/7.
Email:[email protected]

Defines a set of modeling rules for writing Verilog®

HDL descriptions for synthesis. Adherence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard de.nes how the semantics of Verilog HDL

are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.

IEC 62142:2005
$74.75