IEEE 8802-3:2021/Amd 13-2022

$74.75

IEEE/ISO/IEC International Standard -Telecommunications and exchange between information technology systems–Requirements for local and metropolitan area networks–Part 3: Standard for Ethernet AMENDMENT 13: Physical layers and management parameters for 100 Gb/s operation over DWDM systems

Published By	Publication Date	Number of Pages
IEEE	2022	136

Guaranteed Safe Checkout

Category: IEEE

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. We’re here to assist you 24/7.
Email:[email protected]

Description

Adoption Standard – Active. This amendment includes changes to IEEE Std 802.3-2018 and adds Clause 152 through Clause 154 and Annex 154A. This amendment adds 100 Gb/s Physical Layer specifications and management parameters for operation over DWDM systems using a combination of phase and amplitude modulation with coherent detection for reaches of at least 80 km.

PDF Catalog

PDF Pages	PDF Title
4	Blank Page
5	Title page
7	Important Notices and Disclaimers Concerning IEEE Standards Documents
10	Participants
13	Introduction
17	Contents
25	1. Introduction 1.3 Normative references 1.4 Definitions
26	1.5 Abbreviations
27	30. Management 30.2 Managed Objects 30.2.5 Capabilities 30.5 Layer management for medium attachment units (MAUs) 30.5.1 MAU managed object class 30.5.1.1 MAU attributes 30.5.1.1.2 aMAUType
28	30.5.1.1.15 aFECAbility 30.5.1.1.16 aFECmode 30.5.1.1.17 aFECCorrectedBlocks
29	30.5.1.1.18 aFECUncorrectableBlocks 30.5.1.1.26 aRSFECBIPErrorCount
30	30.5.1.1.27 aRSFECLaneMapping 30.5.1.1.27a aSCFECLaneMapping 30.5.1.1.28 aRSFECBypassAbility
31	30.5.1.1.29 aRSFECBypassIndicationAbility 30.5.1.1.32 aPCSFECBypassIndicationAbility
32	45. Management Data Input/Output (MDIO) Interface 45.2 MDIO Interface Registers 45.2.1 PMA/PMD registers
33	45.2.1.6 PMA/PMD control 2 register (Register 1.7) 45.2.1.7 PMA/PMD status 2 register (Register 1.8) 45.2.1.7.4 Transmit fault (1.8.11)
34	45.2.1.7.5 Receive fault (1.8.10) 45.2.1.8 PMD transmit disable register (Register 1.9) 45.2.1.21b 40G/100G PMA/PMD extended ability 2 register (Register 1.26)
35	45.2.1.21b.3aa 100GBASE-ZR ability (1.26.6) 45.2.1.133a Tx optical channel control register (Register 1.800) 45.2.1.133a.1 Tx optical channel index (1.800.5:0) 45.2.1.133b Tx optical channel ability 1 register (Register 1.801)
36	45.2.1.133b.1 Tx index ability 0 through 15 (1.801.0 through 1.801.15) 45.2.1.133c Tx optical channel ability 2 register (Register 1.802)
37	45.2.1.133c.1 Tx index ability 16 through 31 (1.802.0 through 1.802.15)
38	45.2.1.133d Tx optical channel ability 3 register (Register 1.803) 45.2.1.133d.1 Tx index ability 32 through 47 (1.803.0 through 1.803.15)
39	45.2.1.133e Rx optical channel control register (Register 1.820) 45.2.1.133e.1 Tx Rx different optical channel ability (1.820.15) 45.2.1.133e.2 Rx optical channel index (1.820.5:0)
40	45.2.1.133f Rx optical channel ability 1 register (Register 1.821) 45.2.1.133f.1 Rx index ability 0 through 15 (1.821.0 through 1.821.15)
41	45.2.1.133g Rx optical channel ability 2 register (Register 1.822)
42	45.2.1.133g.1 Rx index ability 16 through 31 (1.822.0 through 1.822.15) 45.2.1.133h Rx optical channel ability 3 register (Register 1.823)
43	45.2.1.133h.1 Rx index ability 32 through 47 (1.823.0 through 1.823.15) 45.2.1.186aa IFEC control register (Register 1.2200) 45.2.1.186aa.1 IFEC bypass indication enable (1.2200.1) 45.2.1.186aa.2 IFEC bypass correction enable (1.2200.0) 45.2.1.186ab IFEC status register (Register 1.2201)
44	45.2.1.186ab.1 PCS align status (1.2201.15) 45.2.1.186ab.2 IFEC align status (1.2201.14) 45.2.1.186ab.3 IFEC AM lock 3 (1.2201.11)
45	45.2.1.186ab.4 IFEC AM lock 2 (1.2201.10) 45.2.1.186ab.5 IFEC AM lock 1 (1.2201.9) 45.2.1.186ab.6 IFEC AM lock 0 (1.2201.8) 45.2.1.186ab.7 IFEC high SER (1.2201.2) 45.2.1.186ab.8 IFEC bypass indication ability (1.2201.1) 45.2.1.186ab.9 IFEC bypass correction ability (1.2201.0) 45.2.1.186ac IFEC corrected codewords counter (Register 1.2202, 1.2203)
46	45.2.1.186ad IFEC uncorrected codewords counter (Register 1.2204, 1.2205) 45.2.1.186ae IFEC lane mapping register (Register 1.2206)
47	45.2.1.186af IFEC symbol error counter, lane 0 (Register 1.2210, 1.2211) 45.2.1.186ag IFEC symbol error counter, lane 1 through 3 (Register 1.2212, 1.2213, 1.2214, 1.2215, 1.2216, 1.2217) 45.2.1.186ah SC-FEC alignment status 1 register (Register 1.2246) 45.2.1.186ah.1 SC-FEC align status (1.2246.12)
48	45.2.1.186ah.2 SC-FEC FAS lock 7 (1.2246.7) 45.2.1.186ah.3 SC-FEC FAS lock 6 (1.2246.6) 45.2.1.186ah.4 SC-FEC FAS lock 5 (1.2246.5)
49	45.2.1.186ah.5 SC-FEC FAS lock 4 (1.2246.4) 45.2.1.186ah.6 SC-FEC FAS lock 3 (1.2246.3) 45.2.1.186ah.7 SC-FEC FAS lock 2 (1.2246.2) 45.2.1.186ah.8 SC-FEC FAS lock 1 (1.2246.1) 45.2.1.186ah.9 SC-FEC FAS lock 0 (1.2246.0) 45.2.1.186ai SC-FEC alignment status 2 register (Register 1.2247)
50	45.2.1.186ai.1 SC-FEC FAS lock 19 (1.2247.11) 45.2.1.186ai.2 SC-FEC FAS lock 18 (1.2247.10) 45.2.1.186ai.3 SC-FEC FAS lock 17 (1.2247.9)
51	45.2.1.186ai.4 SC-FEC FAS lock 16 (1.2247.8) 45.2.1.186ai.5 SC-FEC FAS lock 15 (1.2247.7) 45.2.1.186ai.6 SC-FEC FAS lock 14 (1.2247.6) 45.2.1.186ai.7 SC-FEC FAS lock 13 (1.2247.5) 45.2.1.186ai.8 SC-FEC FAS lock 12 (1.2247.4) 45.2.1.186ai.9 SC-FEC FAS lock 11 (1.2247.3) 45.2.1.186ai.10 SC-FEC FAS lock 10 (1.2247.2) 45.2.1.186ai.11 SC-FEC FAS lock 9 (1.2247.1)
52	45.2.1.186ai.12 SC-FEC FAS lock 8 (1.2247.0) 45.2.1.186aj SC-FEC lane mapping, lane 0 register (Register 1.2250) 45.2.1.186ak SC-FEC lane mapping, lane 1 through 19 registers (Registers 1.2251 through 1.2269) 45.2.1.186al SC-FEC corrected codewords counter (Register 1.2276, 1.2277)
53	45.2.1.186am SC-FEC uncorrected codewords counter (Register 1.2278, 1.2279) 45.2.1.186an SC-FEC total bits register (Register 1.2280, 1.2281, 1.2282, 1.2283) 45.2.1.186ao SC-FEC corrected bits register (Register 1.2284, 1.2285, 1.2286, 1.2287)
55	78. Energy-Efficient Ethernet (EEE) 78.1 Overview 78.1.4 PHY types optionally supporting EEE
56	80. Introduction to 40 Gb/s and 100 Gb/s networks 80.1 Overview 80.1.3 Relationship of 40 Gigabit and 100 Gigabit Ethernet to the ISO OSI reference model 80.1.4 Nomenclature
57	80.1.5 Physical Layer signaling systems 80.2 Summary of 40 Gigabit and 100 Gigabit Ethernet sublayers 80.2.2 Physical Coding Sublayer (PCS)
58	80.2.3 Forward Error Correction (FEC) sublayers 80.2.4 Physical Medium Attachment (PMA) sublayer 80.2.5 Physical Medium Dependent (PMD) sublayer 80.3 Service interface specification method and notation 80.3.2 Instances of the Inter-sublayer service interface
60	80.4 Delay constraints 80.5 Skew constraints
61	80.7 Protocol implementation conformance statement (PICS) proforma
62	82. Physical Coding Sublayer (PCS) for 64B/66B, type 40GBASE-R and 100GBASE-R 82.2 Physical Coding Sublayer (PCS) 82.2.3 64B/66B transmission code 82.2.3.3 Block structure
63	152. Inverse RS-FEC sublayer 152.1 Overview 152.1.1 Scope 152.1.2 Position of Inverse RS-FEC in the 100GBASE-R sublayers 152.2 Inverse RS-FEC service interface 152.3 PMA or FEC sublayer compatibility 152.4 Delay constraints
64	152.5 Functions within the Inverse RS-FEC sublayer 152.5.1 Functional block diagram
65	152.5.2 Transmit function 152.5.2.1 Alignment lock and deskew
66	152.5.2.2 Lane reorder 152.5.2.3 Reed-Solomon decoder 152.5.2.4 Alignment marker removal 152.5.2.5 256B/257B to 64B/66B transcoder
67	152.5.2.6 Block distribution 152.5.2.7 Alignment marker mapping and insertion
68	152.5.2.8 Transmit bit ordering
70	152.5.3 Receive function 152.5.3.1 Lane block synchronization 152.5.3.2 Alignment lock and deskew 152.5.3.3 Lane reorder 152.5.3.4 Alignment marker removal 152.5.3.5 64B/66B to 256B/257B transcoder
71	152.5.3.6 Alignment marker mapping and insertion
73	152.5.3.7 Reed-Solomon encoder 152.5.3.8 Symbol distribution 152.5.3.9 Receive bit ordering
75	152.5.4 Detailed functions and state diagrams 152.5.4.1 State diagram conventions 152.5.4.2 State variables 152.5.4.2.1 Variables
76	152.5.4.2.2 Functions
77	152.5.4.2.3 Counters 152.5.4.3 State diagrams 152.6 Inverse RS-FEC MDIO function mapping 152.6.1 IFEC_bypass_correction_enable
78	152.6.2 IFEC_bypass_indication_enable 152.6.3 IFEC_bypass_correction_ability
79	152.6.4 IFEC_bypass_indication_ability 152.6.5 hi_ser 152.6.6 amps_lock 152.6.7 IFEC_align_status 152.6.8 IFEC_corrected_cw_counter 152.6.9 IFEC_uncorrected_cw_counter 152.6.10 IFEC_lane_mapping
80	152.6.11 IFEC_symbol_error_counter_i 152.6.12 align_status 152.6.13 BIP_error_counter_i 152.6.14 lane_mapping 152.6.15 block_lock 152.6.16 am_lock
81	152.7 Protocol implementation conformance statement (PICS) proforma for Clause 152, Inverse RS-FEC sublayer 152.7.1 Introduction 152.7.2 Identification 152.7.2.1 Implementation identification 152.7.2.2 Protocol summary
82	152.7.3 Major capabilities/options 152.7.4 PICS proforma tables for Inverse RS-FEC sublayer 152.7.4.1 Transmit function
83	152.7.4.2 Receive Function
84	152.7.4.3 State diagrams
85	153. SC-FEC and 100GBASE-ZR Physical Medium Attachment (PMA) sublayer for 100GBASE-ZR PHYs 153.1 Overview 153.1.1 Scope 153.1.2 Position of SC-FEC and 100GBASE-ZR PMA in the 100GBASE-R sublayers 153.2 SC-FEC sublayer 153.2.1 FEC service interface
86	153.2.2 Delay constraints
87	153.2.3 Functions within the SC-FEC sublayer 153.2.3.1 Functional block diagram 153.2.3.2 Transmit function 153.2.3.2.1 Lane block synchronization
88	153.2.3.2.2 Alignment lock and deskew 153.2.3.2.3 Lane reorder 153.2.3.2.4 GMP mapper
91	153.2.3.2.5 SC-FEC encoder 153.2.3.2.6 Scrambler
92	153.2.3.2.7 Lane distribution
93	153.2.3.3 Receive function 153.2.3.3.1 Lane lock and deskew 153.2.3.3.2 Lane reorder 153.2.3.3.3 De-scrambler 153.2.3.3.4 SC-FEC decoder 153.2.3.3.5 GMP demapper
94	153.2.3.3.6 Block alignment 153.2.3.3.7 Block distribution 153.2.4 Detailed functions and state diagrams 153.2.4.1 State variables 153.2.4.1.1 Variables
95	153.2.4.2 Functions
96	153.2.4.3 Counters 153.2.4.4 State diagrams
98	153.2.5 SC-FEC MDIO function mapping 153.2.5.1 FEC_corrected_cw_counter 153.2.5.2 FEC_uncorrected_cw_counter 153.2.5.3 FEC_total_bits_counter
99	153.2.5.4 FEC_corrected_bits_counter 153.3 100GBASE-ZR PMA sublayer 153.3.1 100GBASE-ZR PMA service interface
100	153.3.2 Functions within the 100GBASE-ZR PMA sublayer 153.3.2.1 Functional block diagram 153.3.2.2 Transmit function 153.3.2.2.1 Lane interleave 153.3.2.2.2 DQPSK encode
101	153.3.2.3 Receive function 153.3.2.3.1 DQPSK decode 153.3.2.3.2 Lane de-interleave
102	153.4 Protocol implementation conformance statement (PICS) proforma for Clause 153, SC-FEC and 100GBASE-ZR Physical Medium Attachment (PMA) sublayer for 100GBASE-ZR PHYs 153.4.1 Introduction 153.4.2 Identification 153.4.2.1 Implementation identification 153.4.2.2 Protocol summary
103	153.4.3 Major capabilities/options 153.4.4 PICS proforma tables for SC-FEC sublayer for 100GBASE-ZR PHYs 153.4.4.1 Transmit function
104	153.4.4.2 Receive function 153.4.4.3 State diagrams
105	154. Physical Medium Dependent (PMD) sublayer and medium, type 100GBASE-ZR 154.1 Overview
106	154.1.1 Bit error ratio
107	154.2 Physical Medium Dependent (PMD) service interface 154.3 Delay and Skew 154.3.1 Delay constraints 154.3.2 Skew constraints
108	154.4 PMD MDIO function mapping
109	154.5 PMD functional specifications 154.5.1 PMD block diagram 154.5.2 PMD transmit function
110	154.5.3 PMD receive function 154.5.4 PMD global signal detect function 154.5.5 PMD reset function 154.5.6 PMD global transmit disable function (optional) 154.5.7 PMD fault function (optional)
111	154.5.8 PMD transmit fault function (optional) 154.5.9 PMD receive fault function (optional) 154.6 DWDM channel over a DWDM black link
113	154.7 PMD to MDI optical specifications for 100GBASE-ZR
114	154.7.1 100GBASE-ZR transmitter optical specifications
115	154.7.2 100GBASE-ZR receive optical specifications 154.8 100GBASE-ZR DWDM black link transfer characteristics 154.9 Definition of optical parameters and measurement methods 154.9.1 Test patterns for optical parameters
117	154.9.2 Optical center frequency (wavelength) and side-mode suppression ratio (SMSR) 154.9.3 Average channel output power 154.9.4 Spectral excursion 154.9.5 Laser linewidth
118	154.9.6 Offset between the carrier and the nominal center frequency 154.9.7 Power difference between X and Y polarizations 154.9.8 Skew between X and Y polarizations 154.9.9 Error vector magnitude 154.9.10 I-Q offset 154.9.11 Optical signal-to-noise ratio (OSNR) 154.9.12 Transmitter in-band OSNR 154.9.13 Average receive power
119	154.9.14 Receiver sensitivity 154.9.15 Receiver OSNR 154.9.16 Receiver OSNR tolerance 154.9.17 Ripple 154.9.18 Optical path OSNR penalty 154.9.19 Optical path power penalty 154.9.20 Polarization dependent loss
120	154.9.21 Polarization rotation speed 154.9.22 Inter-channel crosstalk at TP3 154.9.23 Interferometric crosstalk at TP3 154.10 Safety, installation, environment, and labeling 154.10.1 General safety 154.10.2 Laser safety 154.10.3 Installation 154.10.4 Environment
121	154.10.5 Electromagnetic emission 154.10.6 Temperature, humidity, and handling 154.10.7 PMD labeling requirements 154.11 Medium Dependent Interface (MDI)
122	154.12 Protocol implementation conformance statement (PICS) proforma for Clause 154, Physical Medium Dependent (PMD) sublayer and medium, type 100GBASE-ZR 154.12.1 Introduction 154.12.2 Identification 154.12.2.1 Implementation identification 154.12.2.2 Protocol summary
123	154.12.3 Major capabilities/options 154.12.4 PICS proforma tables for Physical Medium Dependent (PMD) sublayer and medium, type 100GBASE-ZR 154.12.4.1 PMD functional specifications
124	154.12.4.2 Management functions 154.12.4.3 PMD to MDI optical specifications for 100GBASE-ZR
125	154.12.4.4 Optical measurement methods 154.12.4.5 Environmental specifications 154.12.4.6 Characteristics of DWDM black link and MDI
126	Annex A (informative) Bibliography
127	Annex 83C (informative) PMA sublayer partitioning examples 83C.4 Partitioning examples with SC-FEC 83C.4.1 CAUI-4 with SC-FEC
128	Annex 135A (informative) 50 Gb/s and 100 Gb/s PMA sublayer partitioning examples 135A.3 Partitioning examples of 100GAUI-n with Inverse RS-FEC 135A.3.1 100GAUI-n with Inverse RS-FEC
129	135A.3.2 CAUI-4 chip-to-chip and 100GAUI-n chip-to-module with Inverse RS-FEC
130	Annex 154A (informative) Examples of 100GBASE-ZR compliant DWDM black links 154A.1 Introduction
131	154A.2 Relationship between OSNR and average optical power
132	154A.3 Examples of DWDM black link applications with OSNR at TP3 between 19.5 dB (12.5 GHz) and 35 dB (12.5 GHz)
133	154A.4 Example of DWDM black link applications with OSNR at TP3 greater than or equal to 35 dB (12.5 GHz)

Additional information

Standard Title	IEEE/ISO/IEC International Standard -Telecommunications and exchange between information technology systems–Requirements for local and metropolitan area networks–Part 3: Standard for Ethernet AMENDMENT 13: Physical layers and management parameters for 100 Gb/s operation over DWDM systems
Published Code	IEEE
Publication Date	2022
Pages Count	136

Preview PDF


PDF Format	Searchable	Printable	Preview Now

IEEE 8802-3:2021/Amd 13-2022

PDF Catalog

Related products