IEEE ISO IEC 13213 1994
$70.42
ISO/IEC 13213:1994, Information technology–Microprocessor systems–Control and Status Registers (CSR) Architecture for microcomputer buses
Published By | Publication Date | Number of Pages |
IEEE | 1994 | 130 |
New IEEE Standard – Active. The document structure and notation are described, and the objectives and scope of the CSR Architecture are outlined. Transition set requirements, node addressing, node architectures, unit architectures, and CSR definitions are set forth. The ROM specification and bus standard requirements are covered.
PDF Catalog
PDF Pages | PDF Title |
---|---|
1 | Title Page |
4 | Introduction Participants |
6 | CONTENTS |
9 | 1. Document structure and notation 1.1 Document structure 1.2 References |
10 | 1.3 Conformance levels 1.4 Technical glossary |
16 | 1.5 Bit, byte, and quadlet ordering 1.6 Numerical values 1.7 C code notation |
17 | 1.8 CSR, ROM, and field notation |
18 | 1.9 Register specification format |
20 | 2. Objectives and scope 2.1 Scope |
21 | 2.2 Objectives |
22 | 3. Transaction set requirements 3.1 Transaction overview |
23 | 3.2 Read and write transactions |
24 | 3.3 Noncoherent lock transactions |
26 | 3.4 Transaction errors |
27 | 3.5 Immediate effects |
28 | 4. Node addressing 4.1 Node addresses |
29 | 4.2 Extended addressing |
31 | 4.3 64-bit fixed addressing 4.4 Private addresses |
32 | 4.5 Initial node space 4.6 Extended address spaces |
33 | 4.7 Indirect space |
35 | 4.8 Address space offsets 5. Node architectures 5.1 Modules, nodes, and units |
37 | 5.2 Node states |
38 | 5.3 Node testing |
41 | 5.4 Multinode modules 5.5 On-line replacement (OLR) |
42 | 6. Unit architectures 6.1 Unit architecture overview |
43 | 6.2 Interrupts |
44 | 6.3 Message passing |
45 | 6.4 Globally synchronized clocks |
48 | 6.5 Memory unit architectures |
50 | 7. CSR definitions 7.1 Register names and offsets |
53 | 7.2 Minimal implementations |
54 | 7.3 Unsupported register accesses 7.4 Register definitions |
88 | 8. ROM specification 8.1 Introduction |
93 | 8.2 ROM formats |
99 | 8.3 bus_info_block |
100 | 8.4 Root directory entries |
107 | 8.5 Unit directories |
109 | 8.6 Key definitions |
110 | 8.7 company_ids |
111 | 9. Bus standard requirements |
112 | Annex A—Bibliography |
113 | Annex B—Bus topologies |
116 | Annex C—System initialization |
120 | Annex D—Bus transactions |
123 | Annex E—Bus bridges |