{"id":79714,"date":"2024-10-17T18:37:12","date_gmt":"2024-10-17T18:37:12","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-1076-6-2000\/"},"modified":"2024-10-24T19:41:04","modified_gmt":"2024-10-24T19:41:04","slug":"ieee-1076-6-2000","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-1076-6-2000\/","title":{"rendered":"IEEE 1076.6 2000"},"content":{"rendered":"

New IEEE Standard – Inactive – Superseded. Replaced by 1076.6-2004 (SH\/SS95242) Abstract: A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nTitle Page <\/td>\n<\/tr>\n
3<\/td>\nIntroduction
Participants <\/td>\n<\/tr>\n
5<\/td>\nCONTENTS <\/td>\n<\/tr>\n
7<\/td>\n1. Overview
1.1 Scope
1.2 Compliance to this standard <\/td>\n<\/tr>\n
8<\/td>\n1.3 Terminology
1.4 Conventions <\/td>\n<\/tr>\n
9<\/td>\n2. References
3. Definitions <\/td>\n<\/tr>\n
10<\/td>\n4. Predefined types <\/td>\n<\/tr>\n
11<\/td>\n5. Verification methodology
5.1 Combinational verification <\/td>\n<\/tr>\n
12<\/td>\n5.2 Sequential verification
6. Modeling hardware elements <\/td>\n<\/tr>\n
13<\/td>\n6.1 Edge-sensitive sequential logic <\/td>\n<\/tr>\n
17<\/td>\n6.2 Level-sensitive sequential logic <\/td>\n<\/tr>\n
18<\/td>\n6.3 Three-state and bus modeling
6.4 Modeling combinational logic
7. Pragmas
7.1 Attributes <\/td>\n<\/tr>\n
19<\/td>\n7.2 Metacomments <\/td>\n<\/tr>\n
20<\/td>\n8. Syntax
8.1 Design entities and configurations <\/td>\n<\/tr>\n
25<\/td>\n8.2 Subprograms and packages <\/td>\n<\/tr>\n
29<\/td>\n8.3 Types <\/td>\n<\/tr>\n
34<\/td>\n8.4 Declarations <\/td>\n<\/tr>\n
40<\/td>\n8.5 Specifications <\/td>\n<\/tr>\n
42<\/td>\n8.6 Names <\/td>\n<\/tr>\n
44<\/td>\n8.7 Expressions <\/td>\n<\/tr>\n
49<\/td>\n8.8 Sequential statements <\/td>\n<\/tr>\n
55<\/td>\n8.9 Concurrent statements <\/td>\n<\/tr>\n
60<\/td>\n8.10 Scope and visibility <\/td>\n<\/tr>\n
61<\/td>\n8.11 Design units and their analysis <\/td>\n<\/tr>\n
62<\/td>\n8.12 Elaboration
8.13 Lexical elements
8.14 Predefined language environment <\/td>\n<\/tr>\n
65<\/td>\nAnnex A\u2014Syntax summary <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

IEEE Standard for VHDL Register Transfer Level Synthesis<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n2000<\/td>\n79<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":79715,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-79714","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/79714","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/79715"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=79714"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=79714"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=79714"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}