{"id":79852,"date":"2024-10-17T18:38:34","date_gmt":"2024-10-17T18:38:34","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-1181-1991\/"},"modified":"2024-10-24T19:41:35","modified_gmt":"2024-10-24T19:41:35","slug":"ieee-1181-1991","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-1181-1991\/","title":{"rendered":"IEEE 1181 1991"},"content":{"rendered":"

New IEEE Standard – Inactive – Withdrawn. Withdrawn Standard. Withdrawn Date: Mar 06, 2000. No longer endorsed by the IEEE. Recommendations are provided for the layout and test methods required to characterize properly latchup behavior in CMOS and BiCMOS integrated circuit processes or other processes that have similar lateral PNPN topographical layout characteristics. The aim is to allow the characterization of an integrated circuit process architecture so that different approaches can be scientifically compared. This allows the evaluation of the process capabilities on a worst-case recommended structure and test method independent of an actual integrated circuit product topographical latchup layout practices. Test structures and test philosophy are covered.<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nTitle Page <\/td>\n<\/tr>\n
3<\/td>\nIntroduction
Participants <\/td>\n<\/tr>\n
4<\/td>\nCONTENTS <\/td>\n<\/tr>\n
5<\/td>\n1. General
1.1 Scope
1.2 Purpose <\/td>\n<\/tr>\n
6<\/td>\n2. References
3. Definitions and Nomenclature
3.1 Definitions <\/td>\n<\/tr>\n
9<\/td>\n3.2 Nomenclature <\/td>\n<\/tr>\n
10<\/td>\n4. CMOS Latchup Test Structures
4.1 Introduction
4.2 Unguarded Four-Stripe PNPN <\/td>\n<\/tr>\n
18<\/td>\n5. Unguarded Six-Stripe Inverter
5.1 Introduction <\/td>\n<\/tr>\n
21<\/td>\n5.2 Output Overvoltage <\/td>\n<\/tr>\n
23<\/td>\n5.3 Output Undervoltage
5.4 Substrate Current Triggered Latchup <\/td>\n<\/tr>\n
27<\/td>\n6. Test Philosophy
6.1 Test Procedure <\/td>\n<\/tr>\n
29<\/td>\n6.2 Hazards <\/td>\n<\/tr>\n
30<\/td>\nAnnex A\u2014Alternate Latchup Test Device \u2014 Illustrations <\/td>\n<\/tr>\n
35<\/td>\nAnnex B\u2014CMOS Latchup \u2014 Standard Test Procedure \u2014 Illustrations <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

IEEE Recommended Practice for Latchup Test Methods for CMOS and BiCMOS Integrated- Circuit Process Characterization<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n1991<\/td>\n35<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":79853,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-79852","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/79852","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/79853"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=79852"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=79852"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=79852"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}